

TD34063


DC TO DC CONVERTER CONTROLLER

DESCRIPTION


The TD34063 Series is a monolithic control circuit containing the primary functions required for DC to DC converters. These devices consist of an internal temperature compensated reference, comparator controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components.

FEATURES


- *Operation from 3.0V to 40V.
- *Short circuit current limiting.
- *Low standby current.
- *Output switch current of 1.5A without external transistors.
- *Frequency of operation from 100Hz to 100kHz.
- *Step-up, step-down or inverting switch regulators.



BLOCK DIAGRAM



PIN CONFIGURATION



ORDERING INFORMATION

Device	Operating Temperature Range	Package
TD34063	$T_A = 0$ °C to +70°C	PDIP-8
TD34063	$T_A = 0$ °C to +70°C	SOP-8

ELECTRICAL CHARACTERISTICS (V_{CC} =5.0V, $T_A = T_{low}$ to T_{high} [Note 3], unless otherwise specified.)					
Characteristics	Symbol	Min	Тур	Max	Unit
OSCILLATOR					
Frequency ($V_{pin5} = 0 \text{ V}, C_T = 1.0 \text{nF}, T_A = 25 ^{\circ}\text{C}$)	f _{osc}	24	33	42	kHz
Charge Current ($V_{CC} = 5.0 \text{ V}$ to 40 V, $T_A = 25^{\circ}\text{C}$)	l _{chg}	22	33	42	uA
Discharge Current (V _{CC} =5.0 V to 40 V, T _A = 25°C)	l _{dischg}	140	200	260	uA
Discharge to Charge Current Ratio (Pin7 to V_{CC} , $T_A = 25^{\circ}C$)	I _{discha} / I _{cha}	5.2	6.2	7.5	
Current Limit Sense Voltage (I _{chq} = I _{dischq} , T _A = 25°C)	V _{ipk(sense)}	250	300	350	mV
OUTPUT SWITCH (Note 4)	•				
Saturation Voltage, Darlington Connection (Note 5)	\/	_	1.0	1.3	V
(I _{SW} = 1.0 A, Pins 1,8 connected)	V _{CE(sat)}		1.0	1.5	V
Saturation Voltage, Darlington Connection	\/	_	0.45	0.7	V
$(I_{SW} = 1.0 \text{ A}, R_{pin 8} = 82 \text{ to } V_{CC}, \text{ Forced } = 20)$	V _{CE(sat)}	_	0.43	0.7	V
DC Current Gain ($I_{SW} = 1.0 \text{ A}, V_{CE} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$)	h _{FE}	50	120	-	-
Collector Off-State Current (V _{CE} = 40 V)	I _{C(off)}	-	0.01	100	uA
COMPARATOR					
Threshold Voltage					
$T_A = 25$ °C	V_{th}	1.23	1.25	1.27	V
Threshold Voltage Line Regulation (V _{CC} = 3.0 V to 40 V)	Reg _{line}	-	1.4	5.0	mV
Input Bias Current (V _{in} = 0 V)	I _{IB}	-	-40	-400	nA
TOTAL DEVICE					
Supply Current ($V_{CC} = 5.0 \text{ V}$ to 40 V, $C_T = 1.0 \text{ nF}$, Pin 7 = V_{CC} ,	1	_	2.5	4.0	mA
$V_{pin 5} > V_{th}$, Pin 2 = Gnd, remaining pins open)	I _{CC}	_	2.5	4.0	1117

MAXIMUM RATINGS

WAXIWOW NATINGS			
Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	40	V
Comparator Input Voltage Range	V _{IR}	-0.3 to +40	V
Switch Collector Voltage	V _{C(switch)}	40	V
Switch Emitter Voltage (V _{pin 1} = 40 V)	V _{E(switch)}	40	V
Switch Collector to Emitter Voltage	V _{CE(switch)}	40	V
Driver Collector Voltage	V _{C(driver)}	40	V
Driver Collector Current (Note 1)	I _{C(driver)}	100	mA
Switch Current	I _{SW}	1.5	Α
Power Dissipation and Thermal Characteristics			
$T_A = 25^{\circ}C$	P_{D}	1.0	W
Thermal Resistance	R _{JA}	100	°C/W
Operating Junction Temperature	T _J	+150	°C
Operating Ambient Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

NOTE:


- 1. Maximum package power dissipation limits must be observed.
- 2. ESD data available upon request.
- 3. $T_{low} = 0 \,^{\circ}\text{C}$, $T_{high} = +70 \,^{\circ}\text{C}$
- 4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
- 5.If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents (300mA) and high driver currents (30mA), it may take up to 2.0uS for it to come out of saturation. This condition will shorten the off time at frequencies 30kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended:

Forced of output switch:
$$\frac{\text{lc output}}{\text{lc driver - 7.0 mA}^*} \ge 10$$


^{*}The 100 resistor in the emitter of the driver device requires about 7.0 mA before the output switch conducts.




TYPICAL PERFORMANCE CHARACTERISTICS




V_{FB}, Threshold Voltage vs Temperature




Standby Supply Current vs. Supply Voltage




IPK Threshold Voltage vs Temperature



Emitter-Follower Configuration Output Switch Saturation Voltage vs Emitter Current



Common-Emitter Configuration Output Switch Saturation Voltage vs Collector Current



Note 4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.







Figure 1. Voltage Inverting Converter

Test	Condition	Results
Line Regulation	$V_{in} = 4.5 \text{ V to } 6.0 \text{ V, lo} = 100 \text{ mA}$	$3.0 \text{ mV} = \pm 0.012\%$
Load Regulation	$V_{in} = 5.0 \text{ V}, \text{ Io} = 10 \text{ mA to } 100 \text{ mA}$	$0.022 V = \pm 0.09\%$
Output Ripple	V _{in} = 5.0 V, Io = 100 mA	500 mVpp
Short Circuit Current	$V_{in} = 5.0 \text{ V}, R_L = 0.1$	910 mA
Efficiency	V _{in} = 5.0 V, Io = 100 mA	62.2%
Output Ripple With Optional Filter	$V_{in} = 5.0 \text{ V}, \text{ Io} = 100 \text{ mA}$	70 mVpp

Figure 2. External Current Boost Connections for Ic Peak Greater than 1.5 A



2b. External PNP Saturated Switch








Figure 3. Step-Down Converter



Test	Condition	Results
Line Regulation	$V_{in} = 15 \text{ V to } 25 \text{ V}, \text{ Io} = 500 \text{ mA}$	$12 \text{ mV} = \pm 0.12\%$
Load Regulation	$V_{in} = 25 \text{ V}, \text{ Io} = 50 \text{ mA to } 500 \text{ mA}$	$3.0 \text{ mV} = \pm 0.03\%$
Output Ripple	$V_{in} = 25 \text{ V}, \text{ Io} = 500 \text{ mA}$	120 mVpp
Short Circuit Current	$V_{in} = 25 \text{ V}, R_{L} = 0.1$	1.1 A
Efficiency	$V_{in} = 25 \text{ V}, \text{ Io} = 500 \text{ mA}$	83.7%
Output Ripple With Optional Filter	$V_{in} = 25 \text{ V}, \text{ Io} = 500 \text{ mA}$	40 mVpp

Figure 4. External Current Boost Connections for Ic Peak Greater than 1.5 A

4a. External NPN Switch



4b. External PNP Saturated Switch








Figure 5. Step-Up Converter



Test	Condition	Results
Line Regulation	$V_{in} = 8.0 \text{ V to } 16 \text{ V, Io} = 175 \text{ mA}$	$30 \text{ mV} = \pm 0.05\%$
Load Regulation	$V_{in} = 12 \text{ V}, \text{ Io} = 75 \text{ mA to } 175 \text{ mA}$	$10 \text{ mV} = \pm 0.017\%$
Output Ripple	V _{in} = 12 V, Io = 175 mA	400 mVpp
Efficiency	V _{in} = 12 V, Io = 175 mA	87.7%
Output Ripple With Optional Filter	V _{in} = 12 V, Io = 175 mA	40 mVpp

Figure 6. External Current Boost Connections for Ic Peak Greater than 1.5 A



Note 5: If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents (300 mA) and high driver currents (30 mA), it may take up to 2.0 us to come out of saturation. This condition will shorten the off time at frequencies 30 kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended.



Plastic DIP Outline Dimensions

8-pin DIP (300mil) Outline Dimensions








Symbol		Dimensions in mil		
Symbol	Min.	Nom.	Max.	
Α	355	_	375	
В	240	_	260	
С	125	_	135	
D	125	_	145	
E	16	_	20	
F	50	_	70	
G	_	100	_	
Н	295	_	315	
I	335	_	375	
α	0°	_	15°	

SOP Outline Dimensions

8-pin SOP (150mil) Outline Dimensions








Sumb al		Dimensions in mil		
Symbol	Min.	Nom.	Max.	
Α	228	_	244	
В	149	_	157	
С	14	_	20	
C'	189	_	197	
D	53	_	69	
E	_	50	_	
F	4	_	10	
G	22	_	28	
Н	4	_	12	
α	0°	_	10°	

Carrier Tape Dimensions



SOP 8N

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0+0.3 -0.1
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.20±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	9.3